

Project code:
LV115SK:4PD08B010001
LV114SK:4PD08A010001
PCB P/N: 15277/15309
Revision: SA
IO Board:

Eletro-XTechnical


LV115/LV114 SKL-U Block Diagram

PCB	Halogen PN	No Halogen PN
LV115SK MB	15277	15309
LV115SK BTN BD	15902	15939
LV115SK AUDIO IO BD	15903	15940
LV115SK ODD BD	15904	15941

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, HsinTaiWu Rd., Hsichih,
Taipei-Hsien 221, Taiwan, R.O.C.

Title		Cover Page	
Size	Document Number	LV115 SKL-U	
A3			
Date: Monday, April 25, 2016	Sheet 1	of	1




LV115/LV114 SKL-U Block Diagram

32.768KHz 24MHz

PCB LAYER

L1:Top
L2:VCC
L3:Signal
L4:Signal
L5:GND
L6:Signal

CHARGER BQ24780RUYR 44	
INPUTS	OUTPUTS
AD+	DCBATOUT
BT+	
SYSTEM DC/DC TPS51275CRUKR 45	
INPUTS	OUTPUTS
DCBATOUT	3D3V_AUX_S5 5V_PWR_2 5V_S5 3D3V_S5
CPU Core Power NCP81208MNTXG 46-50 NCP81382MNTXG x 2 NCP81382MNTXG (23e) NCP81253MNTBG	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
DCBATOUT	+VCCGT
DCBATOUT	+V_VCCGTUS_VR (23e only)
DCBATOUT	+VCCSA_VR
DDR3L SUS TPS51716RUKR 51	
INPUTS	OUTPUTS
DCBATOUT	1D35V_S3 0D65V_S0
CPU VCCIO 0.975V RT8068AZQWID 52	
INPUTS	OUTPUTS
3D3V_S5	+VCCIO_VR
CPU VCCPRIM_CORE 0.95V TPS22961DNYT 52	
INPUTS	OUTPUTS
3D3V_S5	VCCPRIM_CORE
CPU DCDC-V1D00A AO21268QI 53	
INPUTS	OUTPUTS
DCBATOUT	1D0V_S5
LDO-V1D5V TLV70215DBVR 54	
INPUTS	OUTPUTS
3D3V_S5	1D5V_S0
LDO-V1D8V RT9025-25ZSP 54	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S5
5V/3V S0 G5016KD1U 40	
INPUTS	OUTPUTS
5V_S5	5V_S0
3D3V_S5	3D3V_S0
VCCSTG M5938ARD1U EOP10/EDRAM (23e) TPS22961DNYT 52	
INPUTS	OUTPUTS
1D0V_S5	+V1_00DX 40
1D0V_S5	1D0V_S5
1D0V_S5	+V_EDRAM_VR
1D0V_S5	+V_EOP10_VR
VCCST M5938ARD1U 3D3V VGA G5016KD1U 86	
INPUTS	OUTPUTS
1D0V_S5	+V1_00U_CPU 40
3D3V_S0	3D3V_S0
3D3V_S0	+V_EDRAM_VR
3D3V_S0	+V_EOP10_VR



VCCSTG M5938ARD1U		EOP10/EDRAM (23e) TPS22961DNYT 52	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D0V_S5	+V1_00DX 40	1D0V_S5	+V_EDRAM_VR
1D0V_S5		1D0V_S5	+V_EOP10_VR
VCCST M5938ARD1U		3D3V VGA G5016KD1U 86	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D0V_S5	+V1_00U_CPU 40	3D3V_S0	+V_EDRAM_VR
		3D3V_S0	+V_EOP10_VR

<Core Design>

緯創資通 Wistron Corporation
2/F, 88, Sec1, HsinTaiWuRd, Hsinchu, Taiwan 300, Taiwan, R.O.C.

Block Diagram		
Size C	Document Number	Rev -1
LV115 SKL-U		
Date: 10/05/2016	Sheet 2	100




Eletro-XTechnical

Eletro-X


PCH SMBus Block Diagram

KBC SMBus Block Diagram


Eleto-XTechnical




Thermal Block Diagram



Audio Block Diagram





Eletro-X






Figure 10-1. Routing Illustration for PROCHOT# Topology



M1,2,3,4,5: <3 inches
M6: 1-11 inches
MCPU: 0.3-1.5 inches
Mt <0.3 mils
Main route (M1+M2+M3+M4+M5+M6+MCPU): 1-12 inches



Main Func = CPU

DDR4 ball type: Interleaved Type

Eleto-XTechnical

M_A_BG1

M_VREF_DQ_DIMM0

Reserve Testpoint only






Figure 5-14. SKL U DDR4 6L Mixed SO-DIMM and Memory Down x16, T-Daisy Topology Memory Down Strobe/Data/Reset/RCOMP Signal Topologies




©Cam Design

Wistron Corporation
2F, 68, Sec. 1, HsinTai Wu Rd.
Taipei 10501, Taiwan, R.O.C.

CPU (DDR)
L1V15 SKL-U

Size: A2
Document Number: 10
Date: Monday, April 16, 2018
Page: 8



#543016 Rev0.9

Skylake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	Corner BB1
BA1	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	Corner A1
C1	NCTFVSS	Test Point (TP)	
A5	NCTFVSS	Test Point (TP)	Corner A71
A70	NCTFVSS	Test Point (TP)	
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	

SKL(#543016):


Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*

©Core Design

緯創資通 Wistron Corporation
2/F, 88, Sec.1, Hsin Tai Wu Rd.
Taippei Hsien 221, Taiwan, R.O.C.

CPU (RESERVED)

Size A2 Document Number
LV115 SKL-U
Date: Monday, April 25, 2016








Table 55-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)


Domain	Backside cap	Primary side cap	Placement guideline
VCP0	2x 10F 0402 (Flashholder) 4x 1uF 0201 (Flashholder)		Place on secondary side, underneath the package
		4x 1uF 0402	Place as close to the package as possible
V00q	2x 10F 0402 (Flashholder) 4x 1uF 0201 (Flashholder)		Place on secondary side, underneath the package
		4x 10uF 0402	Place as close to the package as possible
		3 x 27uF 0803	Place as close to the package as possible
V00q	1x 1uF 0201 (Flashholder)		Place on secondary side, underneath the package
		1 x 10uF 0402	Place as close to the package as possible
V00q		1x 1uF 0402	Place as close to the package as possible
V00s_oc		1x 1uF 0201	Place as close to the package as possible
		1x 1uF 0402	Place as close to the package as possible
VCP0s	1x 1uF 0402 (Flashholder)		Place on secondary side, underneath the package Flashholder only
V00q	2x 10uF 0402		Place on secondary side, underneath the package
V00q	1x 10uF 0402 4x 1uF 0201		Place on secondary side, underneath the package

SVID DATA

Layout Note:
The total Length of Data and Clock (from CPU to each VR) must be equal (±0.1 inch).
Route the Alert signal between the Clock and the Data signals.



SVID CLOCK





SVID 543016:

Table 10-10. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W11 [inches]	W52 [inches]	R _{W1} [1]	R _{W2} [2]	R ₃ [3]	R ₄ [4]	VCO [v]
VIDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.
VIDSCK							Empty	45	0	50	
VIDALERT #							56	Empty Y	220	0	

Figure 10-7. Routing Illustration for SVID Topology






(#543016) The Skylake U/Y processor supports only two DDI ports - Port 1 and Port 2.

(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω \pm 1%	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k \pm 5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k \pm 5% resistor	NC



Design Guideline:
Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 \pm 1% Ω resistor.

<Core Design>

緯創資通 Wistron Corporation

21F, 88, Sec.1, HsinTaiWu Rd., Hsichih, Taipei-Hsien 221, Taiwan, R.O.C.

Title: CPU (DISPLAY)

Size: A3 Document Number: LV115 SKL-U

Date: Monday, April 25, 2016 Sheet 8 of 8




Figure 5-15: SKL U DDR4 6L Mixed SO-DIMM and Memory Down x16, T-Daisy Topology




Figure 5-16: SKL U DDR4 6L Mixed SO-DIMM and Memory Down x16, T-Daisy Topology









Figure 5-20: SKL U DDR4 x16 Devices Memory Down VREF-CA Overview



DDR4 On Board RAM Power Decouple Cap



LV115 use 1ch memory down , only need half of Caps

4.23.5 SKL-U DDR4 Memory Down Decoupling

This recommendation assumes a 2Ch memory down implementation.


Table 4-55. DDR4 Memory Down Power Plane Decoupling (Sheet 1 of 2)

Memory Configuration	Power Domain	Decoupling Location	Qty x uF (size)	Note
DDR4 Memory Down x16 - 4 Decodes per Channel	VDDQ/VDD (shorted)	4 as near each x16 DRAM device as possible	32x 1uF (0603) (All stuffed)	
		Distributed around the DRAM devices	10x 10uF (0603) (All stuffed)	
	VFP	2 as near each x16 DRAM device as possible	16x 1uF (0402)	
		Distributed around the DRAM devices	5x 10uF (0603)	
VTT	VTT	2 as near each x16 DRAM device as possible	16x 1uF (0402)	
		Distributed around the DRAM devices	4x 10uF (0603)	



Table 8-1. Switchable Graphics GPIO Requirements

GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.



[#545659 Rev0.7]


GPIO Group Summary


GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, HsinTaiWu Rd., Hsichih,
Taipei-Hsien 221, Taiwan, R.O.C.

Title CPU (CS-2/EMMC)
Size A3 Document Number LV115 SKL-U
Date: Monday, April 25, 2016 Sheet 15 of 15





Eletro-XTechnical

Platform	Project
Salu	Salu
Line1	USB3 Port1
Line2	USB3 Port2
Line3	USB3 Port3
Line4	USB3 Port4
Line5	USB3 Port5
Line6	USB3 Port6
Line7	USB3 Port7
Line8	USB3 Port8
Line9	USB3 Port9
Line10	USB3 Port10
Line11	USB3 Port11
Line12	USB3 Port12
Line13	USB3 Port13
Line14	USB3 Port14
Line15	USB3 Port15
Line16	USB3 Port16
Line17	USB3 Port17
Line18	USB3 Port18
Line19	USB3 Port19
Line20	USB3 Port20
Line21	USB3 Port21
Line22	USB3 Port22
Line23	USB3 Port23
Line24	USB3 Port24
Line25	USB3 Port25
Line26	USB3 Port26
Line27	USB3 Port27
Line28	USB3 Port28
Line29	USB3 Port29
Line30	USB3 Port30
Line31	USB3 Port31
Line32	USB3 Port32
Line33	USB3 Port33
Line34	USB3 Port34
Line35	USB3 Port35
Line36	USB3 Port36
Line37	USB3 Port37
Line38	USB3 Port38
Line39	USB3 Port39
Line40	USB3 Port40
Line41	USB3 Port41
Line42	USB3 Port42
Line43	USB3 Port43
Line44	USB3 Port44
Line45	USB3 Port45
Line46	USB3 Port46
Line47	USB3 Port47
Line48	USB3 Port48
Line49	USB3 Port49
Line50	USB3 Port50
Line51	USB3 Port51
Line52	USB3 Port52
Line53	USB3 Port53
Line54	USB3 Port54
Line55	USB3 Port55
Line56	USB3 Port56
Line57	USB3 Port57
Line58	USB3 Port58
Line59	USB3 Port59
Line60	USB3 Port60
Line61	USB3 Port61
Line62	USB3 Port62
Line63	USB3 Port63
Line64	USB3 Port64
Line65	USB3 Port65
Line66	USB3 Port66
Line67	USB3 Port67
Line68	USB3 Port68
Line69	USB3 Port69
Line70	USB3 Port70
Line71	USB3 Port71
Line72	USB3 Port72
Line73	USB3 Port73
Line74	USB3 Port74
Line75	USB3 Port75
Line76	USB3 Port76
Line77	USB3 Port77
Line78	USB3 Port78
Line79	USB3 Port79
Line80	USB3 Port80
Line81	USB3 Port81
Line82	USB3 Port82
Line83	USB3 Port83
Line84	USB3 Port84
Line85	USB3 Port85
Line86	USB3 Port86
Line87	USB3 Port87
Line88	USB3 Port88
Line89	USB3 Port89
Line90	USB3 Port90
Line91	USB3 Port91
Line92	USB3 Port92
Line93	USB3 Port93
Line94	USB3 Port94
Line95	USB3 Port95
Line96	USB3 Port96
Line97	USB3 Port97
Line98	USB3 Port98
Line99	USB3 Port99
Line100	USB3 Port100

PCIe Table

Port	Device	State
1	GPU L0	
2	GPU L1	
3	GPU L2	
4	GPU L3	
5	WLAN	
6	N/A	
7	N/A	SATA0 (HDD)
8	N/A	SATA1 (ODD)
9	N/A	
10	N/A	
11	N/A	
12	LAN	

USB 2.0 Table

Port	Device
0	USB3.0 port1 (Debug Port)
1	USB2.0 Port2
2	USB2.0 Port3 (IOBD)
3	
4	CAMERA
5	
6	
7	Bluetooth
8	
9	USB2.0 Card Reader

20151024 Modify PCIe/USB2.0 Mapping Table

Figure 3-1. HSIO Muxing on SKL PCH-LP (U Series)




Table 24-2. PCI Express® Port Feature Details






SKL	Max Device (Ports)	Max Lanes	PCIe® Gen Type	Encoding	Transfer Rate (MT/s)	Theoretical Max Bandwidth (GB/s)		
						x1	x2	x4
U	6	12	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00
			3	128b/130b	8000	1.00	2.00	4.00
Y	5	10	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00

Table 24-3. PCI Express® Link Configurations Supported

SKL	PCIe Link Config	PCI Express® Lanes											
		1	2	3	4	5	6	7	8	9	10	11	12
U	1x4	Port1				Port5				Port9			
	2x2	Port1		Port3		Port5		Port7		Port9		Port11	
	1x2 + 2x1	Port1		Port3		Port5		Port7		Port9		Port11	
	4x1	Port1		Port3		Port5		Port7		Port9		Port11	
	1x4	Port1				Port5				Port9			
Y	1x4	Port1				Port5				Port9			
	2x2	Port1		Port3		Port5		Port7		Port9		Port11	
	1x2 + 2x1	Port1		Port3		Port5		Port7		Port9		Port11	
	4x1	Port1		Port3		Port5		Port7		Port9		Port11	
	1x2	Port1				Port5				Port9			
	2x1	Port1				Port5				Port9			



Eletro-XTechnical

Eletro-X



- **VCCST_PWRGOOD** is a signal on the processor that indicates both the **VCCST power supply** and **VDDQ power supply** are within voltage tolerance specification

```
#543016 Rev0.7
1. VCCST_PWRGD is only 1.0 V tolerant.
2. VCCST_PWRGD must go low during Sx pwr states, regardless of the voltage level of VCCST
```




«Core Design»

21F., 88, Sec.1, Hsien Tai Wu Rd., Hsien Tai Wu,
Taipei Hsien 221, Taiwan, R.O.C.

Size	Document Number	Rev
------	-----------------	-----



LV115 SKL-U

Age Group	Percentage
18-24	28%
25-34	22%
35-44	18%
45-54	15%
55-64	12%
65-74	10%
75-84	8%
85+	7%



eSPI or LPC
SMLSALENTA/
GPP_CS
This signal has a weak internal pull-down.
0 = eSPI is selected for EC.
1 = eSPI is selected for EC.
This signal has a weak internal pull-down.

SPB_MOSI
0 = ENABLED
1 = DISABLED
WEAK INTERNAL PU
This signal has a weak internal pull-up.




add Circuit for NFC

Memory Down Strap

RAMID	NO_103	NO_102	NO_101	NO_100	LIBRARY PN	VENDOR PN	WISYON PN	VENDOR	DENSITY
0	0	0	0	0				SAMSUNG	1GB
1	0	0	0	0				HYUNDAI	1GB
2	0	0	0	0				HYUNDAI	1GB
3	0	0	0	0				HYUNDAI	1GB
4	0	0	0	0				HYUNDAI	1GB
5	0	0	0	0				HYUNDAI	1GB
6	0	0	0	0				HYUNDAI	1GB
7	0	0	0	0				HYUNDAI	1GB
8	0	0	0	0				HYUNDAI	1GB
9	0	0	0	0				HYUNDAI	1GB
10	0	0	0	0				HYUNDAI	1GB
11	0	0	0	0				HYUNDAI	1GB
12	0	0	0	0				HYUNDAI	1GB
13	0	0	0	0				HYUNDAI	1GB
14	0	0	0	0				HYUNDAI	1GB
15	0	0	0	0				HYUNDAI	1GB

Wistron Corporation
CPU (LPC/SPI/SMBUS/CLK/CLK)
LV115SKL-U




Main Func = PCH

Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. ★ 1 = Port B is detected.
DDPC_CTRLDATA	★

These two signals have weak internal pull-down.
0 = Port C is not detected.
1 = Port C is detected.



PCH strap pin:



Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDOUT	Low = Default ★ High = Enable

The internal pull-down is disabled after PLTRST# deasserts

PCH strap pin:

NO REBOOT	
HDA_SPKR	★ Low = Enable (Default) High = Disable

The internal pull-down is disabled after PLTRST# deasserts



CPU1T

SKYLAKE_ULTRASPARE

AW69

AW68

AU56

AW48

C7

U12

U11

H11

RSVD#AW69

RSVD#AW68

RSVD#AU56

RSVD#AW48

RSVD#C7

RSVD#U12

RSVD#U11

RSVD#H11

RSVD#F6

RSVD#E3

RSVD#C11

RSVD#B11

RSVD#A11

RSVD#D12

RSVD#C12

RSVD#F52

F6

E3

C11

B11

A11

D12

C12

F52

GP

SKYLAKE-U-GP

071.SKYLA.000U

CPU BOM CTRL

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RSVD)


Size
A4

Document Number

LV115 SKL-U

Date: Monday, April 25, 2016

Sheet 22 of 1







Title: CPU (VSS)

Size: A3	Document Number: LV115 SKL-U
----------	------------------------------


Date: Monday, April 25, 2016 Sheet 23 of 23





The diagram shows a PCB version with a central label "PCB VER" and a table of resistor values. The table has three columns: "PCB VERSION (D/PIN#)", "PULL-LOW RESISTOR", "PULL-HIGH RESISTOR", and "VOLTAGE". The rows are labeled with letters A through E, and a "Reserved" row. The resistor values are in Ohms (Ω), and the voltage is in Volts (V).

PCB VERSION (D/PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	10.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.6V
SD	100.0K	47.0K	2.24V
SE	100.0K	64.7K	2.0V
Reserved	100.0K	100.0K	1.65V



45W 65W
High: 45W / Low 65W
DISCRETE
High: UMA / Low: Discrete







ADP internal Resin 287ohm
3.3*287/1037=0.91V (65W)

ADP TYPE

BOARD 1 BOARD 2 <<< ADD LOG

SA

IC Address	ADP TYPE	System Power Loss
110W	1.640V < ID <= 1.100V 90W	
90W	1.170V < ID <= 1.630V 95W	
65W	0.680V < ID <= 1.137V 95W	
45W	0.210V < ID <= 0.662V 45W	




Inputs			Output
PSL_IN1_GPI70	PSL_IN2_GPI06	Bit 1 of P7DOUT Register	PSL_OUT_GPI07
Low	X	X	Low
High	High-to-Low	X	Low
High	X	0-to-1	High

SSID = Flash.ROM

SPI ROM Equal length need to less than 500mil

U2502			
1ST	GIGA DEVICE	8MB	072.25B64.0C01
2ND	WINBOND	8MB	72.25Q64.Q01
3RD			




Test point

3D3V_S5 1 TP2503 1PAD14-
0R0402-PAD

SSID = RBATT


SSID = RBATT



Test point

AFTP2501 1 +RTC_VCC
AFTP2502 1

High Detect
Need to Check whether to PD in PCH Side




Eletr-X Technical

Eletr-X Technical

Eletr-X

Layout 15 mil




07/31 C2604 Change part number 78.47523.5BL to 78.47522.14L,
1uF, 0805, 25v

R7					
	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
R5					
2Kohm	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T_CRIT temperature strapping point

2.System Sensor, Put on palm rest

Close to Thermal sensor



Note: Need R1717 PD: Enable Thermal VD Fun.
Note: (1) VD_IN1 for System sensor
(2) VD_IN2 for CPU sensor


Close to CPU chips

Close to KBC chips






T8=85 degree

Thermal config

Function LOCATION	Thermal VD	NCT7718W
U2601	DY	ASM
Q2601	DY	ASM
Q2602	DY	ASM
RN2601	DY	ASM
R2601	DY	ASM
R2605	DY	ASM
C2601	DY	ASM
C2602	DY	ASM
C2603	DY	ASM
R2610	ASM	DY
R2619	ASM	DY
R2615	ASM	DY
R2616	ASM	DY
R2612	ASM	DY
R2620	ASM	DY
R2624	ASM	DY
R2625	ASM	DY
C2615	ASM	DY
C2617	ASM	DY
C2616	ASM	DY
C2618	ASM	DY
D2603	ASM	DY
R1717	ASM	DY




-Came Design-



INTERNAL STEREO SPEAKERS

Eletro-XTechnical



RIGHT SIDE



Place these EMI components close to speaker connector.

Only needed if speaker connector is physically far from audio codec. When in doubt, it's always a good idea to have population option.

LEFT SIDE



08/12 SPK1 20.F2348.007 Change to 20.F1621.004



06/12 SPK1 廠pin, 換pin 接all Sensor 訊

ACES-CON417-GP-U1

20.F1621.004

2nd = 20.F1937.004



3rd = 020.F0243.0004



Place these EMI components close to speaker connector.

Only needed if speaker connector is physically far from audio codec. When in doubt, it's always a good idea to have population option.

DY



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec. 1, HsinTaiWu Rd., Hsichih,
Taipei-Hsien 221, Taiwan, R.O.C.

Title

Size

A3


Document Number

LV115 SKL-U


Date: Monday, April 25, 2016

Sheet 29


1



10/100M/1000M Lan Transformer




Change LAN CONN 20151007 LAN Connector





10/100/1000 LAN surge circuit For test stuff

1ST = 022.10001.0081
2ND = 022.10001.0001
3RD = 022.10001.0001




68.68161.30A



RJ45 Pin define

Pin	Description	10base-T	100Base-T	1000Base-T
1	Transmit Data+ or BiDirectional	TX+	TX+	BI_DA+
2	Transmit Data- or BiDirectional	TX-	TX-	BI_DA-
3	Receive Data+ or BiDirectional	RX+	RX+	BI_DB+
4	Not connected or BiDirectional	n/c	n/c	BI_DC+
5	Not connected or BiDirectional	n/c	n/c	BI_DC-
6	Receive Data- or BiDirectional	RX-	RX-	BI_DB-
7	Not connected or BiDirectional	n/c	n/c	BI_DD+
8	Not connected or BiDirectional	n/c	n/c	BI_DD-

The connector is 8 pin RJ45 (8P8C) male



The associated connector is 8 pin RJ45 (8P8C) female




8/25 83203,ED3204 83501 83502 83503 83504 83505 83506 83507 83508 83509

10/13 ED3203,ED3204 83501 83502 83503 83504 83505 83506 83507 83508 83509
10/23 83501 83502 83503 83504 83505 83506 83507 83508 83509
10/23 ED3203, ED3204 ESD STUFF OPTION 83501, 83502

Eletro-XTechnical

Eletro-XTechnical

1ST BATTERY CONNECTOR




Connector Pin Alignment (Vendor: Suyin,Aces)


Pin#	Symbol	Comments
1	BATT+	Battery Positive Power
2	BATT+	Battery Positive Power
3	Clock	SMBus clock interface I/O pin
4	Data	SMBus data interface I/O pin
5	Detection	Connect to 10kohm resistor
6	RTC	Support RTC power or reserved
7	GND -	Common Ground Power
8	GND -	Common Ground Power

It is required to follow Lenovo common connector requirement for both battery side and system side.
Common connector drawing:

08/01 EC4308 Change part number 78.10622.155 to 78.10622.511 (1206 to 0805)



Test point




MT_Side	Cable
Pin 1	AD_ID_1
Pin 2	AD_ID_2
Pin 3	AD_ID_3
Pin 4	AD_ID_4
Pin 5	AD_ID_5

焊接示意图:




20151012 Modify PU4402 PN

Charger Current=1.4~3.6A





08/20 add 5V_EN




08/06 Change to Close GAP

12/11 Change Part number ZZ.CLOSE.001



Eletro-XTechnical

08/06 Change to Close GAP
12/11 Change Part number ZZ.CLOSE.001




Eletro-XTechnical

Eletro-X

©Came Design

緯創資通 Wistron Corporation
2/F, 68, Sec. 1, HsinTai Wu Rd.
Taipei 105, Taiwan, R.O.C.


SYN256 5V/3DV
LV115 SKL-U
Date: Monday, April 25, 2016 Sheet: 45





Main Func = CPU_CORE

Eletro-XTechnical




Confirm with EE:
22uF/0805 total 32pcs (DY 5 pcs)

<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec. 1, HsinTaiWu Rd., Hsichih,
Taipei-Hsien 221, Taiwan, R.O.C.

Title CPU Vcore(2/3)
Size A3 Document Number LV115 SKL-U
Date: Monday, April 25, 2016 Sheet 47 of 47




Main Func = CPU_CORE


Eletro-XTechnical



«Come Design»


緯創資通 Wistron Corporation	
2/F, 68, Sec. 1, HsinTai Wu Rd., Taipei 105, Taiwan, R.O.C.	
CPU VCCGT(3/3)	
LV115 SKL-U	
Size	Document Number
K2	
Date: Monday, April 25, 2016	Sheet 48







#544669 Intel CRB Rev0.53
+VCCSA (ICCMAX.=6A)

Confirm with EE:
22uF/0805 total 20pcs (DY 5 pcs)







SY2888 For DDR4
Vout = 2.5V






EOPIO and EDRAM






eDP connector




Item	Device
1	eDP Panel
2	Camera
3	DMIC
4	
5	
6	

CAMERA POWER




LCD POWER (Do Not use SW 74.09724.09F)

Layout 40m






Panel BL brightness/Power En/BL En





Test point







EMI Request



Eletro-XTechnical



LAYOUT NOTE:
All cap need close to chip
especially C616 close pin5
C618 and C619 close pin19
C620 and C621 close pin9
C617 close pin20
C614 close pin25
C613 close pin24



Core Design

緯創資通

Wistron Corporation

2F, 88, Sec. 1, Hsin 18th Rd, Hsinchu, Taiwan, R.O.C.

Eletro-XTechnical

Document Number


LV115 SKL-U

Date: Monday, 11/25/2016 Sheet: 56 of 56








SSID = VIDEO

HDMI Passive Level Shifter



Close to HDMI Connector




HDMI DDC Passive Level Shifter



HDMI CONNECTOR




ESD STUFF OPTION
ESD STUFF OPTION
ESD STUFF OPTION
ESD STUFF OPTION



07/02 Change Part Number 84.07002.I31 (舊) to 84.2N702.J31

HDMI A type pin define
(Total: 19pin)


Pin	Pin 定義
1	TMDS Data2+
2	TMDS Data2 Shield
3	TMDS Data2-
4	TMDS Data1+
5	TMDS Data1 Shield
6	TMDS Data1-
7	TMDS Data0+
8	TMDS Data0 Shield
9	TMDS Data0-
10	TMDS Clock+
11	TMDS Clock Shield
12	TMDS Clock-
13	CEC
14	Reserved (N.C. on device)
15	SCL
16	SDA
17	DDC/CEC Ground
18	+5V Power
19	Hot Plug Detect





«Come Design»

緯創資通 **Wistron Corporation**
21F., 88, Sec.1, HsienTai Wu Rd., Hsinchu, Taiwan, R.O.C.


Title		HDMI	
Size A2	Document Number LV115 SKL-U		
Date: Monday, April 25, 2016	Sheet		57



SSID = SATA




Eletro-XTechnical





SATA Zero Power ODD

SUPPORT ZERO SATA ODD



Need check PIN Define



«Come Design»

緯創資通

Wistron Corporation


2/F, 68, Sec. 1, Hsin-Tai Wu Rd., Taipei 105, Taiwan, R.O.C.

SATA IF HDD/ODD

LV115 SKL-U

Rev. 00


CHARGER LED




Forward Current	I _F	S2:25 G6:25	mA
-----------------	----------------	----------------	----

Chip		Emitted Color	Resin Color
Type	Material		
S2	AlGaInP	Brilliant Orange	Water Clear
G6	AlGaInP	Brilliant Yellow Green	

Test point



SATA LED






Eletro-XTechnical

«Come Design»

緯創資通 Wistron Corporation
2/F, 68, Sec. 1, Hsin-Tai Wu Rd.
Taipei 105, Taiwan, R.O.C.



LED Board&Power Button
LV115 SKL-U
Date: Monday, April 5, 2010
Sheet: 64






PWR BTN BD connector

Modified Pin Define and PN 20151208




Debug Connector






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Debug connector
Size
A4
Document Number
LV115 SKL-U
Date: Monday, April 25, 2016
Sheet 68 of 1










Please MVREF drivers and Caps close to ASIC

DDR3/GDDR3 Memory Stuff Option(JET/TOPAZ)

	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1D35V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R



Place all these components very close to GPU (within 25mm) and keep all components close to each other
This basic topology should be used for DRAM_RST for DDR3/GDDR5










Modify 20151007


©Cam Design

Channel 0 DATA0:15


Channel 0 DATA16:31




Close to VRAM1




Close to VRAM2



Close to VRAM3



Close to VRAM4






20151106 need Add MOS to Control 1D35V_EN# IN SB version


3D3V_S0 to 3D3V_VGA_S0 Transfer

Peak current: 25mA



Follow BSW pull down to GND

Discharge circuit



GPU PWR Sequencing

3D3V_VGAS0

=> 0D95V_VGA_S0/1D8V_VGA_S0


=> 1D35V_VGA_S0

=> VGA_CORE

All the ASIC supplies must reach their respective nominal voltages within 20ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50mV/us.



It is recommended that the 3.3V rail ramp up first.

It is recommended that the 0.95V rail reach at least 90% of its nominal value no later than 2ms from the start of VDDC ramping up.




NN30331A for VGA_1D5V(For VRAM DDR3)

Reference OSLO 1D5V_VGA_S0



Add For Discharge Circuit 20151123






<Came Design>


緯創資通 Wistron Corporation
2/F, 68, Sec. 1, Hsien-Tai Wu Rd.,
Taipei 105, Taiwan, R.O.C.

File #	Reserved
Size/Doc/Item/Number	LV115 SKL-U
Rev	Rev01
Date: Monday, April 5, 2010	Rev01




CORE

U-line 23e 28W
IccMax current-10ms max = 34 A



VCCSA



SLICED GT

U-line 23e 28W
IccMax current-10ms max[A] = 67 A




Table 53-3. SKL U Bulk Decoupling Requirements

Bulk Decoupling Locations	Requirements	Notes
VCC Power Plane at VR output	1x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (@4.5mO ESR)	Placed at backside side near to VR output
VCCGTx Power Plane at VR output	2x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCIO Power Plane at VR output	1x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCSA Power Plane at VR output	1x 220uF (@4.5mO ESR)	Placed at primary side near to VR output

Note: These requirements are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCC	9x 22uF 0603		Place on secondary side, underneath the package
	7x 10uF 0402		
	15x 1uF 0201		
		8x 47uF 0805 (6.3V) ¹	Place as close to the package as possible
		8x 10uF 0402	
VCCGT	10x 10uF 0402		Place on secondary side, underneath the package
	12x 1uF 0201		
		3x 47uF 0805 (6.3V) ¹	Place as close to the package as possible
		7x 22uF 0603	
		3x 47uF 0805	Place as close to the package as possible
		5x 22uF 0603	Additional components needed when supporting 23e
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package
		8x 22uF 0603	Only needed when supporting 23e
VCCSA	7x 10uF 0402		Place on secondary side, underneath the package
	7x 1uF 0201		
		6x 10uF 0402	Place as close to the package as possible
VCCIO	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 1uF 0402	Place as close to the package as possible
VDDQ	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 10uF 0402	Place as close to the package as possible
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package
VCCPLL	1x 1uF 0402		Place as close to the package as possible
VCCST	1x 1uF 0402		Place as close to the package as possible

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCIOPIO	2x 10uF 0402		Placeholder only
VCCOPC	1x 10uF 0402		Place on secondary side, underneath the package
	6x 1uF 0201		Place on secondary side, underneath the package

©Cume Design

